• 首页|关于本刊|期刊收录|编委阵容|征稿启事|订阅指南|投/审稿指南|诚邀专家|学术道德|English
Latest Papers more>>
Study on Common Mode Voltage Interference and Suppression Measures of Inverter
投稿时间:2021-01-19  修订日期:2021-02-03
  查看/发表评论  下载PDF阅读器
DOI:
Keywords:electromagnetic compatibility  inverter  common mode disturbance  ANSYS simulation
Fund Project:Science and Technology Achievement Transfer and Promotion Project of Shan Xi Provincial Science and Technology Department
           
AuthorInstitutionEmail
WANG Jianyuan XI AN UNIVERSITY OF TCHNOLOGY wangjianyuan2003@163.com
LI Junming 2. Bosch Rexroth Xi’an Electric Drives and Controls Ltd. wolongjunming@163.com
CHEN Xiaoxuan Xi'an University of Technology 893661002@qq.com
JI Junpeng Xi'an University of Technology 394717589@qq.com
摘要点击次数: 396
全文下载次数: 0
Abstract:
      With the power density increasing in the design of compact inverter, the electromagnetic compatibility problems caused by the rapid switching process of power components are becoming more and more prominent. To make the inverter operate stably under various environmental conditions, EMC Design is particularly critical. Aiming at the common-mode interference problem of the inverter, analyzing the three paths of common-mode interference conduction,based on ANSYS electromagnetic simulation platform, the equivalent model of inverter common-mode interference is established, and the propagation channel and action principle of interference signal are analyzed. The relationship between common-mode interference voltage and parasitic capacitance is obtained. After verification by experiments, two effective methods of common-mode suppression by reducing parasitic capacitance are proposed. The conclusion is drawn from the principle analysis to the simulation and then verified by the case, which has practical guiding significance for the EMC design of inverter and the solution of common mode interference problem of inverter.
关闭